Question
A processor uses a 5-stage instruction pipeline (IF, ID, EX, MEM, W
- B with a clock cycle time of 2 ns, and no pipeline stalls occur. What is the total time required to execute 100 instructions?
More Computer Architecture and Design Questions
- VPN stands for:
- Which operating system concept allows multiple processes to run concurrently by sharing system resources?
- A CPU operates at a clock speed of 2 GHz, and on average, each instruction takes 4 clock cycles to execute (CPI = 4). What is the effective instruction exe...
- A computer system has a cache hit ratio of 95%, a cache access time of 5 ns, and a main memory access time of 80 ns (charged only on a cache miss). What is...
- Which of the following best describes a key characteristic of RISC architecture compared to CISC?
- Which type of computer architecture uses a small, simplified set of instructions to achieve higher execution speed?
- Which level of the memory hierarchy is located closest to the CPU and offers the smallest storage capacity but the fastest access time?
- What does the "clock speed" of a processor primarily measure?
- What is the decimal equivalent of octal number 17?
- A direct-mapped cache of 16 KB with a block size of 32 bytes is used in a system with 32-bit addresses. How many tag bits are required per cache line?
Hey! Ask a query
Please enter email id
The email must be a valid email address.
Please enter Mobile Number
Please enter valid Mobile Number
Please enter your Doubt
Think You're Ready for RBI Grade B?
RBI Grade B 2026 Phase 1 Memory Based Paper
- 200 Questions with Detailed Solutions
- Section-wise Coverage (GA, English, Quant & Reasoning)