Question
A CPU operates at a clock speed of 3.5 GHz, and each instruction takes an average of 2 clock cycles to execute (CPI = 2). What is the effective instruction execution rate, expressed in MIPS?
More Computer Architecture and Design Questions
- A computer system has a cache hit ratio of 90%, a cache access time of 10 ns, and a main memory access time of 100 ns (charged only on a cache miss). What ...
- Which operating system concept allows multiple processes to run concurrently by sharing system resources?
- A direct-mapped cache of 16 KB with a block size of 32 bytes is used in a system with 32-bit addresses. How many tag bits are required per cache line?
- A computer system has a cache hit ratio of 95%, a cache access time of 5 ns, and a main memory access time of 80 ns (charged only on a cache miss). What is...
- Which addressing mode specifies the operand's actual value directly within the instruction itself, rather than referring to a memory location?
- VPN stands for:
- A byte-addressable memory unit has a capacity of 1 MB (1,048,576 bytes). How many address lines are required to access every byte of this memory?
- A processor uses a 5-stage instruction pipeline (IF, ID, EX, MEM, WB) with a clock cycle time of 2 ns, and no pipeline stalls occur. What is the total time...
- A 5-stage instruction pipeline executes 100 instructions with no hazards or stalls. Each stage takes one clock cycle. How many clock cycles are needed in t...
- A direct-mapped cache of 16 KB with a block size of 32 bytes is used in a system with 32-bit addresses. How many bits are in the tag field?
Hey! Ask a query
Please enter email id
The email must be a valid email address.
Please enter Mobile Number
Please enter valid Mobile Number
Please enter your Doubt
Think You're Ready for RBI Grade B?
RBI Grade B 2026 Phase 1 Memory Based Paper
- 200 Questions with Detailed Solutions
- Section-wise Coverage (GA, English, Quant & Reasoning)