Question
A CPU operates at a clock speed of 2 GHz, and on average, each instruction takes 4 clock cycles to execute (CPI = 4). What is the effective instruction execution rate of this CPU, expressed in MIPS (Million Instructions Per Second)?
More Computer Architecture and Design Questions
- A direct-mapped cache has a size of 64 KB with a block size of 32 bytes, addressing a 32-bit main memory. How many bits are used for the tag field?
- Which of the following best describes a key characteristic of RISC architecture compared to CISC?
- Which type of computer architecture uses a small, simplified set of instructions to achieve higher execution speed?
- A direct-mapped cache of 16 KB with a block size of 32 bytes is used in a system with 32-bit addresses. How many bits are in the tag field?
- Which of the following is an essential feature of a Doubly Linked List over a Singly Linked List?
- What is the main purpose of "pipelining" in a CPU's architecture?
- A 5-stage instruction pipeline executes 100 instructions with no hazards or stalls. Each stage takes one clock cycle. How many clock cycles are needed in t...
- A processor has a 32-bit address bus and byte-addressable memory. Ignoring reserved regions, what maximum physical memory space is directly addressable?
- A system has a cache access time of 10 ns and a main memory access time of 100 ns. If the cache hit ratio is 90%, what is the Average Memory Access Time (A...
- A direct-mapped cache of 16 KB with a block size of 32 bytes is used in a system with 32-bit addresses. How many tag bits are required per cache line?
Hey! Ask a query
Please enter email id
The email must be a valid email address.
Please enter Mobile Number
Please enter valid Mobile Number
Please enter your Doubt
Think You're Ready for RBI Grade B?
RBI Grade B 2026 Phase 1 Memory Based Paper
- 200 Questions with Detailed Solutions
- Section-wise Coverage (GA, English, Quant & Reasoning)