Question

In pipelining, the CPU executes each instruction in a series of following stages: Instruction Fetching (I

  • B .
  • D —–> Instruction Execution (E
  • F —–> Instruction Decoding (I
  • X —–>__ and Register Write back (W
A Linear pipelines
B Non-linear pipelines
C Structural hazards
D Memory access (MEM)
E None of these
Practice Next

Hey! Ask a query