Question

What is the main disadvantage of using asynchronous (level-triggered) flip-flops in high-speed digital circuits?

A They consume more power compared to synchronous flip-flops.
B They are more prone to glitches and metastability issues.
C They cannot be used in clocked sequential circuits.
D They require more complex clock generation circuits.
E Both a and b
Practice Next

Hey! Ask a query

🎓
Think You're Ready for RBI Grade B?
RBI Grade B 2026 Phase 1 Memory Based Paper
  • 200 Questions with Detailed Solutions
  • Section-wise Coverage (GA, English, Quant & Reasoning)